Language:
繁體中文
English
日文
說明(常見問題)
南開科技大學
圖書館首頁
編目中圖書申請
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
VHDL simulation for reduction of sta...
~
Deol, Simranjit Singh.
VHDL simulation for reduction of state space representation of linear sequential machines.
紀錄類型:
書目-電子資源 : 單行本
正題名/作者:
VHDL simulation for reduction of state space representation of linear sequential machines./
作者:
Deol, Simranjit Singh.
面頁冊數:
81 p.
附註:
Source: Masters Abstracts International, Volume: 42-06, page: 2286.
Contained By:
Masters Abstracts International42-06.
標題:
Engineering, Electronics and Electrical. -
電子資源:
Download fulltext (下載全文)
ISBN:
0496248529
VHDL simulation for reduction of state space representation of linear sequential machines.
Deol, Simranjit Singh.
VHDL simulation for reduction of state space representation of linear sequential machines.
- 81 p.
Source: Masters Abstracts International, Volume: 42-06, page: 2286.
Thesis (M.S.)--Wayne State University, 2004.
FPGA implementation is becoming popular because of its role in VLSI. In this thesis FPGA implementation of state space models is taken up. State space models have generated interest in control theory for the last four decades. State models have been used in a variety of applications. Equivalent state models are those models in which new A, B, C, D are of the same order, but their implementation may result in different circuits. Out of various circuits, the best model can be chosen which may result in a minimum number of components. In this thesis, an algorithm for the reduction of linear sequential circuits especially suitable for FPGA implementation is proposed. The proposed algorithm is implemented on a FPGA chip. The procedure requires FGPA implementation of several matrix operations, which are otherwise not commonly found in literature. In this present work, as we are dealing with modulo-2 operations only, the matrix operations are translated in the form of 'AND', 'XOR', if-then and if-then-else operations which are then implemented on FPGA. The simulation results are included. FPGA implementation flow-charts and VHDL codes are also included. It is hoped that this thesis will lead to the FPGA implementation of a variety of different circuits not implemented so far. Such implementations will results in more fruitful results on chip implementation of state space models. Further, this methodology will result in wider implementation of state space models on chips, opening new possibilities in low cost control engineering.
ISBN: 0496248529Subjects--Topical Terms:
170927
Engineering, Electronics and Electrical.
VHDL simulation for reduction of state space representation of linear sequential machines.
LDR
:02447nmm 2200265 4500
001
1000004358
005
20051102155249.5
008
141201s2004 eng d
020
$a
0496248529
035
$a
(UnM)AAI1420102
035
$a
AAI1420102
040
$a
UnM
$c
UnM{me_controlnum}
100
1
$a
Deol, Simranjit Singh.
$3
1000005727
245
1 0
$a
VHDL simulation for reduction of state space representation of linear sequential machines.
300
$a
81 p.
500
$a
Source: Masters Abstracts International, Volume: 42-06, page: 2286.
500
$a
Adviser: Harpreet Singh.
502
$a
Thesis (M.S.)--Wayne State University, 2004.
520
$a
FPGA implementation is becoming popular because of its role in VLSI. In this thesis FPGA implementation of state space models is taken up. State space models have generated interest in control theory for the last four decades. State models have been used in a variety of applications. Equivalent state models are those models in which new A, B, C, D are of the same order, but their implementation may result in different circuits. Out of various circuits, the best model can be chosen which may result in a minimum number of components. In this thesis, an algorithm for the reduction of linear sequential circuits especially suitable for FPGA implementation is proposed. The proposed algorithm is implemented on a FPGA chip. The procedure requires FGPA implementation of several matrix operations, which are otherwise not commonly found in literature. In this present work, as we are dealing with modulo-2 operations only, the matrix operations are translated in the form of 'AND', 'XOR', if-then and if-then-else operations which are then implemented on FPGA. The simulation results are included. FPGA implementation flow-charts and VHDL codes are also included. It is hoped that this thesis will lead to the FPGA implementation of a variety of different circuits not implemented so far. Such implementations will results in more fruitful results on chip implementation of state space models. Further, this methodology will result in wider implementation of state space models on chips, opening new possibilities in low cost control engineering.
590
$a
School code: 0254.
650
4
$a
Engineering, Electronics and Electrical.
$3
170927
690
$a
0544
710
2 0
$a
Wayne State University.
$3
1000005421
773
0
$t
Masters Abstracts International
$g
42-06.
790
1 0
$a
Singh, Harpreet,
$e
advisor
790
$a
0254
791
$a
M.S.
792
$a
2004
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1420102
$z
Download fulltext (下載全文)
0 筆讀者評論
館藏地:
全部
線上資料庫
出版年:
卷號:
館藏
1 筆 • 頁數 1 •
1
條碼號
典藏地名稱
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約人數
備註欄
附件
OE0000658
線上資料庫
線上資源
線上電子書
OE c.2
一般(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
評論
新增評論
分享你的心得
建立或儲存個人書籤
書目轉出
取書館別
處理中
...
變更密碼
登入