南開科技大學圖書館 |

言語: 日文

ヘルプ

南開科技大學

圖書館首頁

編目中圖書申請

ログイン

ホームページ

スイッチ: ラベル | MARC形式 | 国際標準書誌記述(ISBD)

A system-on-a chip testing methodology.

Biswas, Dhruv.

A system-on-a chip testing methodology.

レコード種別:	コンピュータ・メディア : 単行資料
タイトル / 著者:	A system-on-a chip testing methodology./
著者:	Biswas, Dhruv.
記述:	146 p.
注記:	Source: Masters Abstracts International, Volume: 44-04, page: 1920.
含まれています:	Masters Abstracts International44-04.
主題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=MR11220
国際標準図書番号 (ISBN):	9780494112205

A system-on-a chip testing methodology.
Biswas, Dhruv.

A system-on-a chip testing methodology. - 146 p.

Source: Masters Abstracts International, Volume: 44-04, page: 1920.

Thesis (M.A.Sc.)--University of Ottawa (Canada), 2005.

In this thesis, we present a system-on-a chip testing methodology. The system consists of a wrapper, test access mechanism and the cores under test. The cores include the ISCAS sequential and combinational benchmark circuits. At the gate level, stuck at fault model is used to detect faults. The wrapper separates the circuit under test from other cores. The test access mechanism transports the test patterns or test vectors to the desired circuit under test and then transports the responses back to the output pin of the SOC. The faults are then injected using the fault simulator that generates test for the circuit under test. Out of the many TAM design methods, we implemented the TAM as a plain signal transport medium, which is shared by all the cores in the system-on-chip. Once the dedicated TAM lines are set to the circuit under test, fault simulation is done. Each circuit in an SOC is independently tested for its fault coverage. The isolation of the circuit under test from the others is taken care by the program running in the background. We were able to simulate the whole SOC testing and get satisfactory fault coverage for the circuits under tests.

ISBN: 9780494112205Subjects--Topical Terms:

170927
Engineering, Electronics and Electrical.

A system-on-a chip testing methodology.
LDR:01918nmm 2200241 4500 001 1000004839
005 20061114130316.5
008 061114s2005 eng d
020 $a 9780494112205
035 $a (UnM)AAIMR11220
035 $a AAIMR11220
040 $a UnM $c UnM{me_controlnum}
100 1 $a Biswas, Dhruv. $3 1000005956
245 1 2 $a A system-on-a chip testing methodology.
300 $a 146 p.
500 $a Source: Masters Abstracts International, Volume: 44-04, page: 1920.
502 $a Thesis (M.A.Sc.)--University of Ottawa (Canada), 2005.
520 $a In this thesis, we present a system-on-a chip testing methodology. The system consists of a wrapper, test access mechanism and the cores under test. The cores include the ISCAS sequential and combinational benchmark circuits. At the gate level, stuck at fault model is used to detect faults. The wrapper separates the circuit under test from other cores. The test access mechanism transports the test patterns or test vectors to the desired circuit under test and then transports the responses back to the output pin of the SOC. The faults are then injected using the fault simulator that generates test for the circuit under test. Out of the many TAM design methods, we implemented the TAM as a plain signal transport medium, which is shared by all the cores in the system-on-chip. Once the dedicated TAM lines are set to the circuit under test, fault simulation is done. Each circuit in an SOC is independently tested for its fault coverage. The isolation of the circuit under test from the others is taken care by the program running in the background. We were able to simulate the whole SOC testing and get satisfactory fault coverage for the circuits under tests.
590 $a School code: 0918.
650 4 $a Engineering, Electronics and Electrical. $3 170927
690 $a 0544
710 2 0 $a University of Ottawa (Canada). $3 1000005489
773 0 $t Masters Abstracts International $g 44-04.
790 $a 0918
791 $a M.A.Sc.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=MR11220 $z