南開科技大學圖書館 |

Language: 繁體中文

說明(常見問題)

南開科技大學

圖書館首頁

編目中圖書申請

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

FPGA-based hardware accelerator desi...

State University of New York at Binghamton.

FPGA-based hardware accelerator design for performance improvement of a system-on-a-chip applications.

紀錄類型:	書目-電子資源 : 單行本
正題名/作者:	FPGA-based hardware accelerator design for performance improvement of a system-on-a-chip applications./
作者:	Vyas, Dhaval N.
面頁冊數:	127 p.
附註:	Source: Masters Abstracts International, Volume: 44-04, page: 1944.
Contained By:	Masters Abstracts International44-04.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1432111
ISBN:	9780542500770

FPGA-based hardware accelerator design for performance improvement of a system-on-a-chip applications.
Vyas, Dhaval N.

FPGA-based hardware accelerator design for performance improvement of a system-on-a-chip applications. - 127 p.

Source: Masters Abstracts International, Volume: 44-04, page: 1944.

Thesis (M.S.)--State University of New York at Binghamton, 2006.

The hardware/software co-design is a popular approach for accelerating various complex algorithms and similar software applications. The time critical portion of the data processing algorithms can be implemented using hardware accelerator to reduce the processing time. FPGAs provide ideal template for run-time reconfigurable designs. The powerful embedded system development platforms from Xilinx, loaded with integrated PowerPC processor core and high density Virtex-4 FPGAs, have made the hardware/software co-design very much practical. This research provides a comprehensive design process description of accelerating an algorithm for a package screening application. Several aspects of design process including implementation, simulation, debugging and hardware interfacing to reconfigurable computing platform are discussed. This research successfully attempts to exploit the intrinsic hardware speeds to improve the performance of an algorithm in terms of processing time. The results of the acceleration technique are presented, including speed of operation and resource consumption.

ISBN: 9780542500770Subjects--Topical Terms:

170927
Engineering, Electronics and Electrical.

FPGA-based hardware accelerator design for performance improvement of a system-on-a-chip applications.
LDR:01982nmm 2200265 4500 001 1000004845
005 20061114130318.5
008 061114s2006 eng d
020 $a 9780542500770
035 $a (UnM)AAI1432111
035 $a AAI1432111
040 $a UnM $c UnM{me_controlnum}
100 1 $a Vyas, Dhaval N. $3 1000005962
245 1 0 $a FPGA-based hardware accelerator design for performance improvement of a system-on-a-chip applications.
300 $a 127 p.
500 $a Source: Masters Abstracts International, Volume: 44-04, page: 1944.
500 $a Adviser: Qing Wu.
502 $a Thesis (M.S.)--State University of New York at Binghamton, 2006.
520 $a The hardware/software co-design is a popular approach for accelerating various complex algorithms and similar software applications. The time critical portion of the data processing algorithms can be implemented using hardware accelerator to reduce the processing time. FPGAs provide ideal template for run-time reconfigurable designs. The powerful embedded system development platforms from Xilinx, loaded with integrated PowerPC processor core and high density Virtex-4 FPGAs, have made the hardware/software co-design very much practical. This research provides a comprehensive design process description of accelerating an algorithm for a package screening application. Several aspects of design process including implementation, simulation, debugging and hardware interfacing to reconfigurable computing platform are discussed. This research successfully attempts to exploit the intrinsic hardware speeds to improve the performance of an algorithm in terms of processing time. The results of the acceleration technique are presented, including speed of operation and resource consumption.
590 $a School code: 0792.
650 4 $a Engineering, Electronics and Electrical. $3 170927
690 $a 0544
710 2 0 $a State University of New York at Binghamton. $3 1000005638
773 0 $t Masters Abstracts International $g 44-04.
790 1 0 $a Wu, Qing, $e advisor
790 $a 0792
791 $a M.S.
792 $a 2006
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1432111 $z

館藏地: 出版年: 卷號:

館藏

此限制條件找不到符合的館藏，請您更換限制條件。

多媒體

評論

Add a review and share your thoughts with other readers

Save to Personal ReadLists

Export a biliographic

pickup library