Language:
繁體中文
English
日文
說明(常見問題)
南開科技大學
圖書館首頁
編目中圖書申請
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Rapid system prototyping with FPGAs /
紀錄類型:
書目-語言資料,印刷品 : 單行本
正題名/作者:
Rapid system prototyping with FPGAs // by R.C. Cofer and Benjamin F. Harding.
作者:
Cofer, R. C.
其他作者:
Harding, Benjamin F.
出版者:
Boston :Elsevier/Newnes,c2006.
面頁冊數:
xv, 301 p. :ill. ;24 cm.
附註:
"Accelerating the design process" -- Cover.
叢書名:
Embedded technology series
Subject:
Digital electronics - Computer aided design. -
Online resource:
http://www.loc.gov/catdir/toc/ecip0513/2005015745.html
Online resource:
http://www.loc.gov/catdir/enhancements/fy0622/2005015745-d.html
ISBN:
0750678666 (pbk. : alk. paper) :
Rapid system prototyping with FPGAs /
Cofer, R. C.
Rapid system prototyping with FPGAs /
by R.C. Cofer and Benjamin F. Harding. - Boston :Elsevier/Newnes,c2006. - xv, 301 p. :ill. ;24 cm. - Embedded technology series.
"Accelerating the design process" -- Cover.
FPGA fundamentals -- Optimizing the development cycle -- System engineering -- FPGA device -- Board-level design decisions & allocation -- Design implementation -- Design simulation -- Design optimization and constraints -- Configuration -- Debug & verify -- Cores and intellectual property -- Embedded processing cores -- Fixed point digital signal processing -- Advanced IO -- Bringing it all together/tech trends.
ISBN: 0750678666 (pbk. : alk. paper) :NT1574
Standard No.: 9780750678667 (pbk. : alk. paper)
LCCN: 2005015745Subjects--Topical Terms:
169590
Digital electronics
--Computer aided design.
LC Class. No.: TK7868.D5 / C64 2006
Dewey Class. No.: 621.381
Rapid system prototyping with FPGAs /
LDR
:01305cam _2200253 a_450
001
140486
003
DLC
005
20060722223016.0
008
050531s2006 mau 000 0 eng
010
$a
2005015745
020
$a
0750678666 (pbk. : alk. paper) :
$c
NT1574
024
$a
9780750678667 (pbk. : alk. paper)
035
$a
00111873
040
$a
DLC
$c
DLC
$d
DLC
042
$a
pcc
050
0 0
$a
TK7868.D5
$b
C64 2006
082
0 0
$a
621.381
$2
22
100
1
$a
Cofer, R. C.
$3
169588
245
1 0
$a
Rapid system prototyping with FPGAs /
$c
by R.C. Cofer and Benjamin F. Harding.
260
$a
Boston :
$b
Elsevier/Newnes,
$c
c2006.
300
$a
xv, 301 p. :
$b
ill. ;
$c
24 cm.
440
0
$a
Embedded technology series
500
$a
"Accelerating the design process" -- Cover.
505
0
$a
FPGA fundamentals -- Optimizing the development cycle -- System engineering -- FPGA device -- Board-level design decisions & allocation -- Design implementation -- Design simulation -- Design optimization and constraints -- Configuration -- Debug & verify -- Cores and intellectual property -- Embedded processing cores -- Fixed point digital signal processing -- Advanced IO -- Bringing it all together/tech trends.
650
0
$a
Digital electronics
$x
Computer aided design.
$3
169590
650
0
$a
Field programmable gate arrays.
$3
165970
650
0
$a
Rapid prototyping.
$3
169591
700
1
$a
Harding, Benjamin F.
$3
169589
856
4 1
$3
Table of contents only
$u
http://www.loc.gov/catdir/toc/ecip0513/2005015745.html
856
4 2
$3
Publisher description
$u
http://www.loc.gov/catdir/enhancements/fy0622/2005015745-d.html
0 based onreview(s)
Location:
全部
六樓西文書庫 (6th Floor-Western Books)
Year:
Volume Number:
Items
1 records • Pages 1 •
1
Barcode Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
E07265
六樓西文書庫 (6th Floor-Western Books)
一般借閱
外文書
* 621.381 C674 2006
一般(Normal)
On shelf
0
5030000-0950005
1 records • Pages 1 •
1
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Save to Personal ReadLists
Export a biliographic
pickup library
Processing
...
Change password
Login